


STD 7000 7605 Programmable TTL I/O Card

USER'S MANUAL



7605 Programmable TTL I/O Card *USER'S MANUAL*



7605 TTL PROGRAMMABLE TTL 1/0 CARD

TABLE OF CONTENTS

SECTION	1	Product Overview
		- Block Diagram
SECTION	2	Functional Description
		- General Purpose Interface
SECTION	3	Mapping
SECTION	4	Address Decoder Operation
		- Changing the 7605's Port Address
SECTION	5	7605 Card Environmental Specifications
SECTION	6	Electrical Specifications
SECTION	7	Mechanical
SECTION	8	7605 Operating Subroutine Modules
SECTION	9	Maintenance

PRODUCT DATA SHEET - 7605 PROGRAMMABLE TTL 1/0 CARD

A. PRODUCT OVERVIEW

The 7605 supplies four 8-bit I/O ports that can be programmed as input, output, or output with readback (total of 32 programmable I/O lines). Port access is via two 40-pin latched connectors with .025 inch square post headers. The output lines are TTL compatible open-collector drivers with IK pullups. These lines are tied to input ports. After power-on reset, all ports are in input mode. To use an output port, the user simply writes to the port lines desired. The 7605 decodes 8 address lines with provision for expansion. An on-card jumper system allows the user to map the four consecutive port addresses occupied by the 7605 anywhere in the 256 port address field.

B. PRODUCT FEATURES

- 32 I/O Lines, Each Programmable as Input, Output, or Output with Readback
- User-selectable Port Address (256 Port Field)
- Socketed ICs
- Single +5V Operation
- Uses Two Latching 40-pin Headers
- Input Port Loading 14 LSTTL Loads
- Output can Drive 50 LSTTL Loads

C. BLOCK DIAGRAM




FIGURE 1

FUNCTIONAL DESCRIPTION

The 7605 provides 32 alternating bidirectional data and ground lines. These signal lines can be up to 10 feet (3.05M) long with proper electrical considerations. Each bidirectional line characteristic (whether input or output) is determined by the circuit shown in the Bidirectional I/O Circuit diagram.


The output circuit capability is supplied through an open-collector inverting driver, and a pullup resistor. There are no programming constraints in the output mode; active high data is written to the output port causing the user interface pin to operate in the active low state.

Input circuit capability is provided through an inverting input port buffer. The Schmitt-trigger characteristic of the input port buffer removes noise-induced voltage spikes from the input signal. There is one programming constraint in the input mode: active-high data cannot be written to the output port bit that is to be used on an input port bit. This constraint is required to disable the open-collector output drive for that bit. NOTE: On system power-up the SYSRESET* signal clears the output port and places the output drivers in the disabled state. Thus programming overhead is not required to select the input mode of operation.

GENERAL PURPOSE INTERFACE

The 7605 is useful as a general purpose TTL interface card. If flat cable or twisted pair discrete wire cable assemblies are used, the ground-signal-ground of the I/O connectors minimizes crosstalk between inter-system signal lines in electrically noisy environments.

The bidirectional signal lines at the card edge connector are active-low on both input and output. The signals are terminated with a IK pullup resistor.



Typical Bidirectional I/O Circuit

3. CARD ADDRESS MAPPING

The 7605 is selected by a decoded combination of address lines A2-A7. The user chooses the card address combination by connecting one jumper wire from SX and SY to pad matrices adjacent to U2 and U3 (see the 7605 Assembly diagram). The 7605 is shipped mapped at hex port address 00. To map the 7605 anywhere in the hexadecimal address range of 00 to FF, change the decoder outputs connected to SX and SY.

4. ADDRESS DECODER OPERATION

Refer to the schematic, Document #105778.

The 7605 uses four cascaded 74LS42 decoders (U2, U3, U5 and U6) to decode address lines A0-A7. These decoders are enabled only when 10RQ* and 10EXP* are active. The WR* signal is used to gate the select strobes from U6 that control the output ports. The RD* signal is used to gate the select strobes from U5 that control the input ports.

CHANGING THE 7605's PORT ADDRESS

Refer to the Assembly diagram, Document #105779

Locate decoders U2 and U3 (74LS42) adjacent to the STD BUS edge connector. Each decoder device has a dual row of pads which form decoder output select matrices. Make one (and only one) connection to each of the matrices adjacent to U2 and U3.

The decoder jumper pads numbered as shown in Figure 3 are adjacent to the decoder chips on the 7605. Also shown are the jumpers (at XO and YO) which produce hexadecimal port addresses 00, 01, 02 and 03, the selections made when the card is shipped.




FIGURE 3 - DECODER JUMPER PAD NUMBERING

The I/O address mapping and jumper selection table for four addresses per card shows where to place jumper straps to obtain any four sequential port addresses in the hexadecimal range 00-FF. Using the lower of the 2-digit hexadecimal addresses desired, find the most significant hexadecimal address digit along the vertical axis, and the least significant hex digit on the horizontal axis. For example, port addresses 50, 51, 52 and 53 are obtained by connecting jumpers at X2 and Y4.

The only restriction that applies in address selection for the 7605 is that the lower of the four port addresses (00 as shipped) must occur only at every fourth possible address; for example, the sequence 01, 02, 03 and 04 is not allowed by the decoder.

The pad matrices adjacent to U2 and U3 are on 0.10 inch (0.25cm) centers. The jumper wires may be conveniently replaced by wirewrap post if frequent address selection changes are anticipated.

MOST SIGNIFICANT					LEA	ST S	ign	FICA	NT H	EX A	DDR	ESS					JUMPER	
HEX ADDRESS	0	1	2	3	4	5	6	. 7	8	9	A	В	С	D	Ε	F	SELECTION X & Y	N
0		X0	Y0			ΧO	Y1			ΧO	Y2			ΧO	Υ3			
1		X0	Y4			ΧO	Y5			X0	Y6			X0	Y7].	
2		X1	Y0			X1	Y1			X1	Y2			X1	Y3].	
3		X1	Y4			X1	Y5			X1	Y6			X1	Y7			
4		X2	YO			X2	Y1			Х2	Y2			X2	Y3]	
5		X2	Y4			X2	Y5			X2	Y6			X2	Y7]	
6		хз	YO			хз	Y1			ХЗ	Y2			Х3	Y3] x	
7		ХЗ	Y4			хз	Y5			ХЗ	Y6			хз	Y7		AND	
8		X4	YO			X4	Y1			X4	Y2			X4	Y3] ^,,,	
9		X4	Y4			X4	Y5			X4	Y6			X4	Y7] Y	
Α		X5	Y0			X5	Y1			X5	Y2			X5	Y3]	
В		X5	Y4			X5	Y5			X5	Y6			X5	Y7]	
င		Х6	Y0			Х6	Y1			Х6	Y2			X6	Y3]	
D		X6	Y4			Х6	Y5			Х6	Y6			Х6	Y 7]	
E		X7	Υ0			Х7	Y1			X7	Y2			Х7	Y3		1-1	
F		X7	Y4			X7	Y5			X7	Y6			X7	Y7		\mathcal{V}	

I/O Address Mapping And Jumper Selection Table For 4 Addresses Per Card

FIGURE 4

5. 7605 CARD ENVIRONMENTAL SPECIFICATIONS

RECOMMENDED OPERATING	LIMITS			ABSO	LUTE NO	N-OPERATING	LIMITS
PARAMETER	MIN	TYP	MAX	MIN	MAX	UNITS	·
Free Air Temperature	0	25	55	-40	75	°c	
Humidity ①	5		95	0	95	%RH	

① Non-condensing

6. ELECTRICAL SPECIFICATIONS

7605 GENERAL PURPOSE TTL 1/0 CARD ELECTRICAL TEST SPECIFICATION

		RECOMMEN	DED OPERAT	ING LIMITS	ABSOLUTE NON-OPERATING LIMITS			
MNEM.	PARAMETER	MIN.	TYP.	MAX.	MIN.	MAX.	UNIT	
Vcc	Supply voltage	4.75	5.00	5.25	0.0	7.00	Volt	
TA	Free air temp.	0	25	55	-40	75	С	

USER WORST CASE ELECTRICAL CHARACTERISTICS OVER RECOMMENDED TEST LIMITS

PARAMETER	MIN	TYP	MAX	UNIT
VOL LOW LEVEL INTERFACE VOLTAGE 2			.70	V
OL LOW LEVEL INTERFACE CURRENT			30	mA
VOH HIGH LEVEL INTERFACE VOLTAGE	4.50		5.50	ν
I OH HIGH LEVEL INTERFACE CURRENT 1	-3.5			mA

STD BUS ELECTRICAL CHARACTERISTICS OVER RECOMMENDED TEST LIMITS

	PARAMETER	MIN	TYP	MAX	UNITS
1 _{CC}	SUPPLY CURRENT		605	840	mA
	STD BUS INPUT LOAD	See F	igure 6		
	STD BUS OUTPUT DRIVE	See F	igure 💪		

At 2 volt

At 30mA current level

 \triangle At 0.70 Volt level.

AC ELECTRICAL CHARACTERISTICS


Must meet all requirements for TTL 1/0 cards timing as specified in the Series 7000 General Test Specification.

7. MECHANICAL

The 7605 is shipped fully populated. Power dissipation can be reduced by removing unused input or output ports by removing the ICs:

INPUT	OUTPUT PORT SELECTION	ON
PORT NO.	FOR ONLY AN INPUT PORT REMOVE ICs	FOR ONLY AN OUTPUT PORT REMOVE IC
PORT 0 PORT 1 PORT 2 PORT 3	U7, U15, U19 U9, U16, U20 U11, U17, U21 U13, U18, U22	U8 U10 U21 U14

Leaving the input buffers in place allows the processor to read back the output port data to check for noise alteration or to use the output port as a data register.



7605 Assembly

Refer to the Component Placement diagram for component placement information. The 7605 meets all STD BUS general mechanical specifications. The 7605 requires one card slot in a standard STD BUS card rack. The I/O connectors use low-profile, mass termination 0.25 inch square post latching connectors. Recommended flat cable card edge connectors include 3-M part number 3417-6040-1 or equivalent.

7605 USE	R INTERFACE	CONNEC	TOR PIN LIST			
CONNEC	TOR J1	CONNECTOR J2				
PIN NUMBER	3	PIN NUMBER				
SIGNAL		<u> </u>	SIGNAL			
+5V	J1-2	J2-2	+5V			
+5V	J1-4	J2-4	+5V			
P2-7*	J1-6	J2-6	P0-7*			
P2-6*	J1-8	J2-8	P0-6*			
P2-5*	J1-10	J2-10	P0-5*			
P2-4*	J1-12	J2-12	P0-4*			
P2-3*	J1-14	J2-14	P0-3*			
P2-2*	J1-16	J2-16	P0-2*			
P2-1*	J1-18	J2-18	P0-1*			
P2-0*	J1-20	J2-20	P0-0*			
+5V	J1-22	J2-22	+5V			
+5V	J1-24	J2-24	+5V			
P3-7*	J1-26	J2-26	P1-7*			
P3-6*	J1-28	J2-28	P1-6*			
P3-5*	J1-30	J2-30	P1-5*			
P3-4*	J1-32	J2-32	P1-4*			
P3-3*	J1-34	J2-34	P1-3*			
P3-2*	J1-36	J2-36	P1-2*			
P3-1*	J1-38	J2-38	P1-1*			
P3-0**	J1-40	J2-40	P1-0*			

^{*}Low Level Active

All odd numbered pins go to ground

Interface Connector Pin List

	STD/7605	EDG	E CC	NNE	CTOR	PIN L	IST			
	PIN NU			Г	PIN NUMBER					
OUTPUT (LSTT	L DRIVE)]	1	OUTPUT (LSTTL DRIVE)					
INPUT (LSTTL LOAD)S).*;*	1		1			INPUT (LSTTL LOADS)			
MNEMONIC							MNEMONIC			
+5 VOLTS	VCC		2	1		vcc	+5 VOLTS			
GROUND	GND		4	3		GND	GROUND			
-5V			6	5			-5V			
D7	1	55	8	7	55	1	D3 ·			
D6	1	55	10	9	55	1	D2			
D5	1	55	12	11	55	1	D1			
D4	1	55_	14	13	55	1	D0			
A15			16	15		1	A7			
A14			18	17		1	A6			
A13			20	19		1	A5			
A12			22	21		1	A4			
A11			24	23		1	A3			
A10			26	25		2	A2			
A9			28	27		2	A1			
A8			30	29		2	A0			
RD*	1		32	31		1	WR*			
MEMRQ*			34	33		1	IORQ*			
MEMEX.			36	35		1	IOEXP*			
MCSYNC*			38	37			REFRESH*			
STATUS 0°			40	39			STATUS 1°			
BUSRQ*			42	41			BUSAK*			
INTRQ*			44	43			INTAK*			
NMIRQ*			46	45			WAITRQ*			
PBRESET*			48	47		1	SYSRESET*			
CNTRL*			50	49			CLOCK.			
PCI	IN		52	51		OUT	PC0			
AUX GND			54	53			AUX GND			
AUX -V			56	55			AUX +V			

*Low Level Active ** Designates LSTTL Loads

Edge Connector Pin List

FIGURE 6

NOTE: Vcc is provided on the user interface pins J1 and J2. These should be used only after the system designer has thoroughly studied the system implication. Care must be taken to avoid ground loops.

7605 OPERATING SUBROUTINE MODULES

This section provides flow diagrams and subroutines to operate your 7605 card. These may be used intact, or used as models to construct subroutines for a specific application.

The subroutines are written in 8080-family assembly code and will execute on 8080, 8085, and Z80 processors. The memory addresses selected are compatible with Pro-Log's 7801 (8085A) and 7803 (Z80) processor cards. The 7605 port addresses used are the address jumper selections made when the 7605 is shipped.

To use these subroutines in systems other than those described above, the memory and/or I/O port addresses may require change for compatibility.


The flow diagrams presented can be easily translated into the assembly code used by any microprocessor since they show the steps required to achieve 7605 operation without reference to a particular microprocessor.


The following subroutines are written to act only on a single bit on the output or input ports. For routines which act on all 8 bits of a port at the same time, see the 7604 User's Manual.


NAME AND DESCRIPTION	REGISTERS CHANGED	FLOW DIAGRAM	PROGRAM	START ADDRESS
(Initialize 7605)		·		
This subroutine sets all outputs to a predefined state. It also initializes all viariables used by the other subroutines.	A H L	PAGE	PAGE	1300
(Set bit)				
This routine accepts a hex value in the accumulator which corresponds to the I/O module to be turned on. If the I/O module number is out of range, the carry flag will be set.	A B C H L	PAGE	PAGE	1394
(Clear bit)				
This routine accepts a hex value in the accumulator which corresponds to the I/O module to be turned off. If the I/O module number is out of range, the carry flag will be set.	A B C H L	PAGE	PAGE	13A0
		·		


NAME AND DESCRIPTION	REGISTERS CHANGED	FLOW DIAGRAM	PROGRAM	START ADDRESS
(Test bit) This routine accepts a hex value in the accumulator which corresponds to the I/O module to be tested. If the I/O module number is out of range, the carry flag will be set. The subroutine	A B H L C F	PAGE	PAGE	1380
returns with P=O if there was no change and P=I if the addressed module did change since the last test. The Z flag =O if the bit is set and Z=I if the input port is clear.				
(Complement a bit) This routine accepts a hex value in the accumulator which corresponds to the I/O module to be complemented. If the I/O module is out of range the carry flag will be set.	A B H L	PAGE	PAGE	1342


0











PROGRAM ASSEMBLY FORM

HF	XADECIN	AL	7	MNEMONIC		TITLE DATE
PAGE ADR		INSTR.	LABEL	INSTR.	MODIFIER	TITLE DATE COMMENTS
AUH		21	(7605)	LDPI	HL	T INITIALIZE PROGRAM
	1		(1805)		XX	TANTIACIAE INCONTEN
	2	+	 			
			 	 	RAM PAGE	T SET PORT CO
		3E	 	LDAI		I SET FORT CO
	4				XX	
		D3		OPA		
		00		-		
	7	3E	<u> </u>	LDAI		FSET PORT OI
	8	L				
	9	D3		OPA		
	A	01		_	01	
	8	35		LDAI		IFSET PORT 02
	С			-	XX	
		D3		OPA		
		02				
	OF			LDAI		SET MEMORY TO VO PORT STATUS
	10	, , , , , , , , , , , , , , , , , , , 			XX	
	1			OPA		
			 			
	2			-	-03	
		DB	 	IPA		
	1	00		-	50	
		177	<u> </u>	STAN	(Hr)	
		23		ICP	(HL)	
	7	DB		164		
	8	01			51	
	9	77		STAN	(HL)	
	A	23		ICP	(HL)	
	1	\mathcal{DB}		1PA		
		02		-	52	
		77	t	STAN	(44)	
		23		ICP	(HL)	
		DB		\PA		VV
	·	بيوس	J		I	190001 2-7
	2.0	03				rir
		03		-	03	
	1	77		STAN	(HL)	
		09		RTS		
	3	<u> </u>				
	4					
	5					
	6					
	7					
	8					
	9					
	Α					
	В					
	C					
	D					
	Ε				· · · · · · · · · · · · · · · · · · ·	
	2F					
		115	(WHICH LINE?)	1.70	^	F
		45	CWHICH LINE!)		Α	+ SAVE A CONSUMERT NUMBER IN ACCUMULATOR TO BIT POSITION
		3E		LDAI		B.T = A
		0!		-	0)	-INITIALIZE REG A-B BIT - B
		06		TDBI		
		01			01	
	5	OC		1CC		+ A00 1 TO C.
	6	QO.	LOOP	DCC		DECREMENT # RETURN WHEN ZERD OF FRET FRET
	7	C8		RTS	えし	CZ SECOND BRT
		07		RRL		- ROTATE TO NEXT BIT POSITION 03 THIRD POST
		02		76	CO	I IF CARRY IS SET INCREMENT PORT RED XX ECT
		26		-		IF CHERY B SET INCREMENT FORT RES AS ECT
		13		_	<u> </u>	
		04				
-				ICB		
		<u>C3</u>		76		
		26				
- 1	3F	! 12	i i	- 1		lik

(UPDATE MEMDRY)

PROGRAM ASSEMBLY FORM

			·			
HE	XADECIA	AAL		MNEMONIC		TITLE DATE
PAGE	ADR	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
	40			LDAT		
	1	T		<u> </u>		
			<u> </u>	 	XX	1100000
			COMPLEMENT A BIT		1,	- CHANGE STATE OF ONE BIT
	3	30		<u> </u>	(WHICH LINE?)	CALCULATE PORT AND BIT
	4	13				
[5	21		LDPI	HL.	F SET POINTER TO FIRST PORT
	6			-	T .	
	7			-		
 						T 5 0
	8			DCB	 	F FIND CREECT PORT POUTINE
	9	CA		76	ZI	
	A	5€		_	PORT DO	
	В			-		
	c			ICP	#L	
					7-	
	D			DCB		
<u></u>	E			76	٤١.	
	4 F	67		-	PORT OI	
	50	13		-		
		23		ICP	HL	
	2			DCB	Ru	
 						
	3			76		
	4				PORT 02	
<u></u>	5	13		_		
	6	23		ICP	HL	
	7			DCP		
					7.	
 	- 8			JP	<u>Z</u> I	
ļ	9				PORT 03	
	_ A	13	j	-		
	В	8		706		
1	С			SEC		
	D	ca				P 967/201/ 0 - 1 16 101/01 10 +
			000====	RT5		RETURN C=1 IF INVALIO #
 	E		PORT DO	LDB	Α	L UPDATE PORT DO
	5 F	DB				
				IPA		
				IPA		**************************************
				- AGI		
	60	<i>∞</i>			<u></u>	1900th 2/17
	60 1.	<i>∞</i> A8		- XRA		
	60 1.	8 A ₽3		ZRA OPA	&	1900th 2/17
	60 1.	00 84 23		- XRA OPA -	∞ 3	1900th 2/17
	60 1.	00 84 54 00		ZRA OPA	&	1900th 2/17
	60 1 2 3	00 A8 D3 O0		- XRA OPA - JD	© 3 B 00 00 00	- UPDATE PART OO
	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	00 A8 D3 00 C3		- XRA OPA - JD	∞ 3	- UPDATE PART OO
	60 1 2 3 4 5	00 A8 D3 00 C3 7F	Page		OO UN (UPDATE MEMBRY)	- UPDATE PART OO
	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	00 A8 D3 00 C3 7F 13	PO 7309	- XRA OPA	OO OO UN (UPDATE MEMDEN)	- UPDATE PORT OD
	60 1. 2 3 4 5 6 7	00 A8 D3 00 C3 7F 13 47 D6	P08T 01		OO OO UN (UPDENTE MEMBER)	- UPDATE PART OO
	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	00 A8 D3 00 C3 7F 13	PO&T 01	- XRA OPA	OO OO UN (UPDATE MEMDEN)	- UPDATE PORT OD
	60 1 2 3 4 5 6 7 8	00 A8 D3 00 C3 7F 13 47 D6	P08T 01	- XRA OPA - JP	OO OO UN (UPDENTE MEMBER)	- UPDATE PORT OD
	60 1.22 3 4 5 6 7 8 9	00 A8 D3 00 C3 7F 13 47 D6 01	PO\$T 01	- XRA LDG 1PA XRA	OO OO (UPOPATE MEMBAN) A	- UPDATE PORT OD
	60 1. 2 3 4 5 6 7 8 9 A	00 A8 D3 00 C3 7F 13 47 D0 01 A8	PORT OI	- XRA - JP - LDG 1PA - XRA - QPA	OO UN (UPOPATE MEMORY) A OI TB	- UPDATE PORT OD
	60 1. 2 3 4 5 6 7 8 9 A B	00 A8 D3 00 C3 7F 13 47 D0 01 A8 D3	PO&T 01	- XRA - JP - LDB 1PA - XRA - QPA	OO UN (UN (UN A OI TB	- UPDATE PORT OD
	60 1. 2 3 4 5 6 7 8 9 A B	00 A8 D3 00 C3 7F 13 47 B6 01 A8 D3 01	PORT OI	- XRA LDB LPA XRA QPA XRA	OO B OO UN (UPOENTE MEMBEN) A OI B OI UN	- UPDATE PORT OD
	60 1. 2 3 4 5 6 7 8 9 A B C	00 A8 D3 00 C3 7F 13 47 D6 01 A8 D3 01 C3	P08T 01	- XRA LDB LPA XRA QPA XRA	OO UN (UN (UN A OI TB	- UPDATE PORT OD
	60 1. 2 3 4 5 6 7 8 9 A B	00 A8 D3 00 C3 7F 13 47 B6 01 A8 D3 01	PO&T 01	- XRA LDB LPA XRA QPA XRA	OO B OO UN (UPOENTE MEMBEN) A OI B OI UN	- UPDATE PORT OD
	60 1.2 3 4 5 6 7 8 9 A B C	00 A8 D3 00 C3 TF 13 47 D6 01 A8 D3 01 C3 TF		- XRA LDB LPA XRA XRA JP	OO UN (UPDATE MEMORY) A OI B OI UN (UPDATE MEMORY)	- UPDATE PORT OO
	60 1. 2 3 4 5 6 7 8 9 A B C D E	00 A8 D3 00 C3 7F 13 47 D6 01 A8 D3 01 C3 7F 13 47	PORT OI	- XRA LDB XRA XRA XPA	OO UN UN (UPDATE MEMBEN) A OI B OI UN UN (UPDATE MEMBEN)	- UPDATE PORT OD
	60 1.2 3 4 5 6 7 8 9 A B C D E (6F 70	00 A8 D3 00 C3 TF 13 47 D6 01 A8 D3 01 C3 TF 13 47 D6		- XRA LDB XRA XRA XRA XRA LDB LDB	OO UN (UPDATE MEMORY) A OI B OI UN (UPDATE MEMORY)	- UPDATE PORT OF
	60 1.2 3 4 5 6 7 8 9 A B C D E (aF 70 1	00 A8 D3 00 C3 7F 13 47 D6 01 A8 D3 01 C3 7F 47 D6 01 C3 7F D6 O1 C3 O2 O2 O3 O3 O4 O4 O4 O5 O5 O5 O5 O5 O5 O5 O5 O5 O5		- XRA - JP - LAB - XRA - QPA XRA JP LAB	OO UN (UPDATE MEMORY) A OI B OI UN (UPDATE MEMORY) A OO	- UPDATE PORT OF
	60 1.2 3 4 5 6 7 8 9 A B C D E (6F 70 1 2	00 A8 D3 00 C3 TF 13 47 D6 O1 C3 TF 13 47 D6 O1 C3 TF 13 O1 C3 TF D6 O1 C3 O1 C3 O1 O1 O1 O1 O2 O1 O1 O1 O1 O1 O1 O1 O1 O1 O1		- XRA LDB XRA XRA XRA XRA LDB LDB	OO UN (UPDATE MEMDRY) A OI B OI UN (UPDATE MEMORY) A O2 B	- UPDATE PORT OD - UPDATE PORT OI - UPDATE PORT O2
	60 1.2 3 4 5 6 7 8 9 A B C D E (6F 70 1 2	00 A8 D3 00 C3 7F 13 47 D6 01 A8 D3 01 C3 7F 47 D6 01 C3 7F D6 O1 C3 O2 O2 O3 O3 O4 O4 O4 O5 O5 O5 O5 O5 O5 O5 O5 O5 O5		- XRA - JP - LAB - XRA - QPA XRA JP LAB	OO DO UN (UPDATE MEMDON) A OI TB OI UN (UPDATE MEMONY) A O2 B	- UPDATE PORT OF
	60 1.2 3 4 5 6 7 8 9 A B C D E (6F 70 1 2	00 A8 D3 00 C3 TF 13 47 D6 01 A8 D3 O1 C3 TF J3 47 D6 O1 C3 TF A8 D1 C3 D2 A8 D3 D1 D2 D3 D1 D3 D1 D3 D1 D3 D1 D3 D1 D3 D1 D3 D1 D3 D1 D3 D1 D3 D4 D4 D5 D5 D5 D5 D5 D5 D5 D5 D5 D5		- XRA	OO UN (UPDATE MEMDEN) A OI B OI UN (UPDATE MEMOEN) A O2 B	- UPDATE PORT OD - UPDATE PORT OI - UPDATE PORT O2
	60 1.2 3 4 5 6 7 8 9 A B C D E (2F 70 1 2 3 4 5	00 A8 D3 00 C3 TF 13 47 D6 01 C3 TF 13 47 D6 01 C3 TF 13 01 C3 TF A8 D3 01 C3 C3 C3 C3 C3 C3 C4 C4 C5 C5 C5 C5 C5 C5 C5 C5 C5 C5		XRA OPA LDB LPA LDB LPA LDB LPA LDB LPA XRA OPA	OO DO UN (UPDETE MEMDEN) A OI B OI UN (UPDETE MEMON) A OZ B	- UPDATE PORT OF
	60 1.2 3 4 5 6 7 8 9 A B C D E (6F 70 1 2 3 4 5 6 6 7 6 6 7 6 7 6 7 7 7 8 7 8 7 8 7 8 7	00 A8 D3 00 C3 TF 13 47 D6 O1 C3 TF 3 47 D6 O2 A8 D3 O2 C3		XRA OPA LDB LPA	OO DO UN (UPDATE MEMDRY) A OI B OI UN (UPDATE MEMORY) A O2 B O2 UN	- UPDATE PORT OF
	60 1.2 3 4 5 6 7 8 9 A B C D E (4) 70 1 2 3 4 5 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	00 A8 D3 00 C3 TF 13 47 D0 A8 A3 O1 C3 TF A7 A7 A8 D3 O2 A8 D3 O2 C3		- XRA	OO DO UN (UPDETE MEMDEN) A OI B OI UN (UPDETE MEMON) A OZ B	- UPDATE PORT OF
	60 1.2 3 4 5 6 7 8 9 A B C D E (6F 70 1 2 3 4 5 6 7 8 8 7 8 8 6 7 8 8 8 8 8 8 8 8 8 8 8	00 A8 D3 00 C3 TF 13 47 D6 O1 C3 TF 13 47 D6 O2 A8 D3 O2 C3 TF 13 17 D6 O1 O1 O1 O1 O1 O1 O2 O2 O2 O2 O2 O2 O3 O3 O4 O4 O4 O5 O5 O5 O5 O5 O5 O5 O5 O5 O5	PORT OZ	- XRA	OO UN (UPDATE MEMDRY) A OI B OI UN (UPDATE MEMORY) A O2 B O2 UN (UPDATE MEMORY)	UPDATE PORT OI - UPDATE PORT OI - UPDATE PORT O2
	60 1.2 3 4 5 6 7 8 9 A B C D E (6F 70 1 2 3 4 5 6 7 8 8 7 8 8 6 7 8 8 8 8 8 8 8 8 8 8 8	00 A8 D3 00 C3 TF 13 47 D0 A8 A3 O1 C3 TF A7 A7 A8 D3 O2 A8 D3 O2 C3	PORT OZ	- XRA	OO UN (UPDATE MEMDRY) A OI B OI UN (UPDATE MEMORY) A O2 B O2 UN UN (UPDATE MEMORY)	- UPDATE PORT OF
	60 1.2 3 4 5 6 7 8 9 A B C D E (4) 70 1 2 3 4 5 6 7 7 8 9 8 9 1 1 1 2 1 1 2 1 2 1 1 2 1 1 2 1 1 2 1 1 2 2 3 4 4 5 5 5 6 7 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 8 7 8 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 8 7 8 7 8 7 8 7 8 8 7 8 7 8 7 8 8 7 8 7 8 8 7 8 7 8 8 7 8 7 8 8 7 8 8 7 8 7 8 8 7 8 7 8 8 7 8 8 7 8 8 7 8 8 7 8 7 8 8 7 8 7 8 7 8 8 7 8 8 7 8 8 7 8 8 7 8 7 8 8 7 8 8 7 8 8 7 8 8 7 8 8 7 8 8 7 8 8 7 8 8 7 8 8 7 8 8 8 7 8 8 7 8 8 7 8 8 7 8 8 8 7 8 8 8 7 8 8 8 7 8 8 8 7 8 8 7 8 8 8 8 7 8 8 8 8 7 8 8 8 8 7 8 8 8 8 8 8 8 7 8 8 8 8 8 8 8 8 7 8 8 8 8 8 8 8 8 7 8 8 8 8 8 8 7 8 8 8 8 7 8 8 8 8 7 8 8 8 7 8 8 8 8 8 7 8	00 A8 D3 00 C3 TF 13 47 D6 O1 C3 TF 13 47 D6 O2 A8 D3 O2 C3 TF 13 17 D6 O1 O1 O1 O1 O1 O1 O2 O2 O2 O2 O2 O2 O3 O3 O4 O4 O4 O5 O5 O5 O5 O5 O5 O5 O5 O5 O5	PORT OZ	XRA	OO UN (UPDATE MEMDRY) A OI B OI UN (UPDATE MEMORY) A O2 B O2 UN (UPDATE MEMORY)	UPDATE PORT OI - UPDATE PORT OI - UPDATE PORT O2
	60 1.2 3 4 5 6 7 8 9 A B C D E (4 F 70 1 2 3 4 5 6 7 7 8 9 7 0 1 1 1 2 1 2 1 2 1 2 1 1 2 1 2 1 2 1 2	00 A8 D3 OC TF 13 47 D0 A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D4 D5 D6 D7 D6 D7 D7 D7 D7 D7 D7 D7 D7 D7 D7	PORT OZ	- XRA	OO B OO UN (UPDATE MEMORY) A OI B OI ON (UPDATE MEMORY) A O2 B O2 UN (VPOATE MEMORY) A	UPDATE PORT OI - UPDATE PORT OI - UPDATE PORT O2
	60 1.2 3 4 5 6 7 8 9 A B C D E (4 7 7 0 1 2 3 4 5 6 7 7 8 9 7 0 1 1 1 2 1 2 1 2 1 1 2 1 1 2 1 2 1 2 1	00 A8 D3 OC3 TF 13 47 D0 A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 D4 D5 D5 D6 D6 D7 D7 D7 D7 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	PORT OZ	XRA OPA LDB LPA LDB LPA XRA OPA LDB LPA XRA OPA JP LDB LPA	OO UN (UPDATE MEMDRY) A OI B OI UN (UPDATE MEMORY) A O2 B O2 UN (UPDATE MEMORY) A O3	UPDATE PORT OI - UPDATE PORT OI - UPDATE PORT O2
	60 1 2 3 4 5 6 7 8 9 A B C D E (4 7 7 0 1 2 3 4 5 6 7 7 8 9 8 6 7 7 8 8 6 7 7 8 8 8 8 8 7 8 8 8 8 8	00 A8 D3 00 C3 TF 13 47 D0 A8 D3 O1 A7 A7 A8 D3 O2 A8 D3 O2 A8 D3 O2 A8 D3 O3 A8 D3 O4 O4 O5 O5 O5 O5 O5 O5 O5 O5 O5 O5	PORT OZ	XRA OPA JP XRA OPA XRA OPA JP LDB IPA XRA OPA XRA XRA	OO UN (UPDATE MEMDRY) A OI B OI UN (UPDATE MEMORY) A O2 B O2 UN (UPDATE MEMORY) A O3 B	- UPDATE PORT OI - UPDATE PORT OI - UPDATE PORT OZ - UPDATE PORT OZ
	60 1.2 3 4 5 6 7 8 9 A B C D E (6 7 7 0 1 2 3 4 5 6 7 7 8 9 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	00 A8 D3 OC3 TF 13 47 D0 A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 OC A8 D3 D4 D5 D5 D6 D6 D7 D7 D7 D7 D8 D8 D8 D8 D8 D8 D8 D8 D8 D8	PORT OZ	XRA OPA LDB LPA LDB LPA XRA OPA LDB LPA XRA OPA JP LDB LPA	OO B OO UN (UPDATE MEMDON) A OI B OI UN (UPDATE MEMON) A O2 B O2 UN (UPDATE MEMON) A O2 B O3 B O3 B	UPDATE PORT OI - UPDATE PORT OI - UPDATE PORT O2

PROGRAM ASSEMBLY FORM


PRO-LOG CORPORATION


HEXADECIMAL		AL	MNEMONIC			TITLE DATE
FAGE		INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
		46		LAC	A	SAVE CHANGED BIT IN C
	1	78		LDA	В	FCOMPLEMENT B (BIT MASK)
	2	25		CMAL		
	3	47		LDB	Α	
	4	75		LDA	M (HL)	1 -LOAD MEMORY DATA INTO A
	5	AO		ANA	В	- MASK OUT CHANGE BIT (LEAVE ALL OTHERS ALONE)
	6	81		ORA	C	+OR IN CHANGE BIT
	7	77		STAN	(HL)	+STORE NEW STATUS IN MEMBRY
	8	<u>c</u> 9		RTS		
	9					
	A					
	В					
	С					
	D		<u></u>			
	Ε				<u> </u>	
	g F					
	90					
	1					
	2			LDAI		
	3		<u> </u>		XX	- SET A BIT
	4		(SET A BIT)	LDB	A	
	5	C5		PSP	<u>BC</u>	F CHECK IF BIT IS ALREADY SET
	6	£		<u> </u>	<u> </u>	
	7	30		-	(TEST A BIT)	
	8	13		-		
	9	CI		PLP	BC	
	A	80		RTS	CI	FRETURN C=1 IF INVALID #
	В	78		LDA	8	
	С	CC		<i>u</i> s	Z1	FIF NOT SET COMPLEMENT BIT
	D	42		-	COMPLEMENT 9 BIT	
	E	13		-		
	9 F	C9	l	RTS		

						HARRI STI
	Ao			LDAI		
	1			_	XX	
	2	47	(CLEAR A BIT)	LDB	A	- CLEAR A BIT
	. 3	CS		PSP	BC.	
	4	CD		US		FCHECK IF BIT IS ALREADY CLEAR
	5	30		-	(TEST A BIT)	
	6	13		-		
	7	CI		PLP	&C_	
	8	D8		RTS	CI	- RETURN C=1 IF INVALLD #
	9	78		LDA	В	
	A	C4		JS	70	FIF NOT CLEAR COMPLEMENT BIT
	В	42			COMPLEMENT ABIT	
	O	13		-		
	D	e		RT5		
	Ε			LDAI		
	AF			-		
	80	CD	(TEST A BIT)	US		FCHECK BIT STATUS CALCULATE PORT AND BIT
	1	30			(MHICH LINE ?)	
	2	13				
	3	21		MOLI	HL	-SET POINTER TO FIRST PORT
	4					
L	5					
	6	05		DCB	RAM PAGE	FIND CORRECT PORT ROUTINE
	7	CA		16	21	
	8	<u>cc</u>		<u> </u>	PT 00	
	9	13		<u> </u>		
	A	23		ICP	41	
	. В	05		DCB		
	c	CA		JP	Z1	
	D	D2			PT OI	
	E	13		-		
	F	23		100	+ HL	V

PRO-LOG CORPORATION

HE	XADECIN	AAL		MNEMONIC		TITLE DATE
PAGE ADR	LINE	INSTR.	LABEL	INSTR.	MODIFIER	COMMENTS
T	Co	05		DCB		n
						#
	1			75	<u>Z</u> 1	
	2	DB		<u> </u>	PT 02	
	3	13		-	•	
	4	23		100	 	
				ICP	HL	
	5	05		DCB		
l	6	CA		10	21	
	7	DE		-		
-	-					
	8	13		•	PT 03	
l	9	∞		406		
	А	37		SEC		FRETURN WITH CARRY SET FOR INVALID #
-	В	ca				THE STATE OF THE S
				RTS		
	С	47	PT OO	(DB	A	SAVE MASK
İ	D	DB		LLPA	}	-INPOT DATA
	E	00		-	00	
	CF	-		76	1 — —	
		<u>C3</u>			<u> </u>	
	30	EI		-	CMEM	
L	1	13		_	<u> </u>	
	2		PT 01	LDB	A	-SAVE MASK
					 	
<u> </u>	3			1PA	ļ	FTAC TURNIT
	4	Or			01	<u> </u>
	5	03		16		
	6	EI		-	CMEM	
	7			 		
 		13			 	
<u> </u>	8	47		LDB	A	- SAVE MASK
l	9	DB		\PA		FINALL DATA
	A			-	02	
 	В			10		
 		<u>c3</u>		76		
	С	EL			CHEM	
l _	D	13		-		
	Ε	47		LDB	A	+SAIR MASK
	DF	BŒ				
L	D.F	20		IPA	L	F INPUT DATA
	EO	03		_	03	
-		1		A		
	1			ANA	B	-MASK UNWANTED RITS (NEW)
	2	165		PSP	AF	+ SAVE NEW DATA AND F'AGE (Z= BIT CLERR TO= SET
i	3	78		LDA	M (HL)	+ LOAD OLD DATA
	4			ANA	В	+ MASK UNWANTED BITS (OLD)
				,		1)
-	5	4F		LDC	Α	+PUT OLD DATA INC
	6	FL		PLP	AF.	- SET ACCUMULATOR AND FLAGS TO NEW DATE
1	7	FS.		PSP	AF	
		C.5	<u> </u>	PSP		- SAVE OLD DATA
	,					THE OLD SHIT
 	1	CD		72		- UPDATE MEMORY WITH PRESENT BIT STATUS
	A	7F			CUPDATE MEMORY	
-		13		-		•
		21		PLP	90	L 0 0.0 00-0 304: 11\ 0
						F PUT OLD DATA BACK IN A
		79		LDA		 • • • • • • • • • • • • • • • • • •
<u></u>		CI		PLP	BC	+ PUT NEW DATA IN 8 AND FLAGS IN C (FLAG STATE = AFTICE)
L	E F	8A		XRA	B	4 OLD FO NEW = CHANGE ZI = NO CHANGE ZO = CHANGE
		79		LDA	C	+ PUT BIT STATE PLAG IN A
						
<u> </u>		F5		PSP	46	-MOVE FLAGS TO BC
	2	21		PLP	30	B= BIT STATE C= CHANGES
		79		L-DA	C	F PUT CHANGE FLAG IN ACC AND ROTATE TO
						
 -		25		CMAL		+ COMPLEMENT FLAG SYNC BIT POSITION
 -		70		RLA		
	6	Elo		ANAI		
		80		-	ପତ	
1						4 40 01141/25 5102 4110 515 5102
—		80		ORA		+ OR CHANGE FLAG AND BIT FLAG TOGETHER
		40		LDC	Α	+PUT FLAG IN C
	A	C5		PSP	BC	FSET PLAG REG
		FI		PU	A F	<u>_</u>
	С					<u> </u>
		۲۲		RTS		
	D				L	
	E					
	FF					





.

USER'S MANUAL



2411 Garden Road Monterey, California 93940 Telephone: (408) 372-4593 TWX: 910-360-7082